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Effect of CdCl2 Treatment on CdTe and CdS Solar Cell Characteristics
after Exposure to Light for 1000 Hours
Ashok Rangaswamy
ABSTRACT
The CdTe solar cell is a leading candidate for cost-effective thin-film solar cells
having demonstrated small area cell efficiencies of 16.4%. A Key issue associated
with CdTe thin film photovoltaic modules is the analysis of degradation behavior
of the device. The analysis is complicated as changes due to degradation may be
reversible. Solar cell measurement techniques were used to understand the changes
in device parameters after light soaking for 1000 hours. An automated measurement
setup was implemented as part of this thesis work. The main objective of this thesis
was to study the effect of CdCl2 heat treatment on the device stability. The temper-
ature for this heat treatment was varied from 360oC to 400oC. Cells were stressed
under illumination at both short circuit and open circuit conditions. It was found
that the increase CdCl2 heat treatment temperature slowed down the degradation
rate.This was true for both short and open circuit stress conditions. Also short cir-
cuit stress condition slowed down the degradation of the device when compared with
the open circuit condition. It became evident that the recombination current mainly
got affected when the device was said to be degraded.
vii
Chapter 1
Introduction
The only reason for time is so that everything doesn’t happen at once . . .
Albert Einstein
The stability of solar cells acquires importance since it is generally assumed that
terrestrial photovoltaic systems must have a useful life of at least 20 years. Thin
film fabrication processes are being developed as low cost technique for producing
terrestrial solar cells. Semiconductors with band gaps of around 1.5eV are optimum
in terms of efficiency. Hence CdTe is the material of choice. Published data [1][2]
show that CdTe/CdS solar cells may exhibit instability under certain conditions.
In general, degradation of solar cells occurs when they are light soaked for pro-
longed time and/or at elevated temperatures. The reasons for the observed degra-
dation may be junction degradation, degradation of the electrical contact to CdTe
and shunting. The degradation is frequently represented by perturbation of current
voltage characteristics, the development of rollover at high forward bias, a decrease
in open circuit voltage (Voc), an increase in the series resistance and a decrease in
the fill factor (FF).
The most suspected cause for cell instability is the diffusion of Cu from the back
contact into the CdTe region and the CdTe/CdS interface. A small amount of Cu
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is often added to back contacts to effectively p+ dope the CdTe surface and allow
the formation of better ohmic contacts to CdTe[3][4]. At the cell junction Cu was
proposed to form recombination centers and shunting pathways, limiting the lifetime
of the cell.
Other probable degradation mechanisms in CdTe/CdS solar cells are oxidation,
electromigration and diffusion of native and other impurities.
1.1 Objectives
The objectives of this work were:
• to Construct and automate a measurement setup needed for stability testing of
CdTe/CdS solar cells under various stress conditions and
• to study the effect of prolonged illumination and CdCl2 heat treatment on the
performance of CdTe/CdS solar cells.
2
Chapter 2
Solar Cells Under Illumination
It is necessary to first understand the device behavior under illumination to know
the effect of prolonged illumination on device stability.
A solar cell is generally a p-n diode. In our case, CdS was used as the n-type
semiconductor and CdTe as the p-type semiconductor. The junction formed between
CdS and CdTe is called heterojunction. If the light passes through the substrate
first, then device is said to have a superstrate structure. CdTe solar cells for this
experiment had the superstrate structure as shown in fig. 5.1. When the radiation is
received from the sun, it gets absorbed in the semiconductors which generates charge
carriers in them. The most of these carriers are separated by the junction due to its
internal electrical field and then collected at the contacts of the device, thus delivering
power to an external load connected to the solar cell.
The following regions of a solar cell are of interest to explain the electronic process
involved:
• The back contact to CdTe: can form barrier with CdTe, possibly increasing
series resistance and roll over
• The bulk of CdTe: where electron/hole pairs are generated by the absorption
of light outside the depletion region
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• The heterojunction: where the change in interface states and high recombina-
tion takes place, increasing the dark current
• The bulk of CdS, which contributes to series resistance, but does not contribute
to Jsc.
The idealized junction current in the dark is given by
I = I0[exp[qV/AkT ]− 1] (2.1)
where I0 is the reverse saturation current, k is the boltzman constant,q is electric
charge,T is temperature in okelvin and A is the diode factor.
Some heterojunction solar cell structures show a variation in Io and A with il-
lumination level and wavelength. This is because, when trapping centers at or near
junction are not in good thermal communication with conduction or valence bands
(slow states), their occupancy and hence charge can be changed by illumination. Also
the ionized donor or acceptor density in the n or p type semiconductor may change
upon illumination, which in turn modifies the depletion layer width, the shape of the
junction barrier, and finally the junction transport[7].
Under illumination, the equation 2.1 becomes
I = I0[exp[qV/AkT ]− 1]− IL (2.2)
Where IL is the light generated current determined by the processes in CdTe during
illumination.
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Equation 2.2 is valid only if the shunt (Rsh) and series (Rs) resistances of the solar
cell approach ∞ and 0 respectively. In practical devices, this is not true. Equation
2.3 includes the effect of these resistances.
I = I0[exp[q(V − IRs)/AkT ]− 1] + [(V − IRs)/Rsh]− IL (2.3)
Here the shunt resistance Rsh may account for the effects of the current paths provided
by imperfections like pinholes, surface recombination, three dimensional imperfections
in the junction etc. Rs is due to bulk resistances of layers present in the device,front
and back contact resistances etc.
If the the device is kept open(i.e. no load),the potential difference across the front
and back contacts is measured as the open-circuit voltage, Voc. When the contacts
are shorted with zero resistance load, the resultant photo generated current is known
as short circuit current Isc. Jsc is the corresponding current density. At a certain
load, the output power is maximized(Pmax). The ratio between Pmax to the product
of Voc and Jsc is called the fill factor(FF) which is the measure of the ”squareness” of
the current-voltage characteristics under illumination.
Rsh affects the current-voltage characteristics in the low voltage region and Rs at
high current region of current-voltage curve.
5
2.1 Interface States
Optical absorption by states at the interface and in the bulk material near the
junction produces changes in the junction profile, and hence changes in Io and A
upon illumination.
The interface states density Nss affects the carrier transport. These surface states
act as a recombination centers, which can provide a tunnelling path for the carriers[6].
The increase in interface states density due to illumination will lead to a decrease
in the barrier height Φb and consequently enhance the saturation current. The con-
sequences of the decrease in potential barrier height are an increase in both dark
current and series resistance, and a decrease in open circuit voltage, photocurrent
and conversion efficiency of the solar cell[6].
6
Chapter 3
Literature Review
It is important to understand the failure mechanisms that lead to cell degradation.
Table 3.1 lists major failure modes in CdTe/CdS solar cells along with the possible
causes.
Table 3.1 CdTe Failure Modes and Possible Causes[8]
Failure Modes Possible Causes
Main junction, increased
recombination
Diffusion of dopants, impurities
etc., electromigration
Back barrier, loss of ohmic
contact
Diffusion of dopants, impurities
etc., electromigration
Shunting Diffusion of metals, impurities etc.
These mechanisms can cause the following change in the current-voltage (I-V)
characteristics:
• an increase in Roc and “Rollover” in I-V curves at voltages larger than Voc,
possibly from the back contact barrier formation,
• a reduction in Voc and
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• an increase in the slope of I-V curve, through Jsc, possibly from increased
shunting or from increased recombination in the space charge region[9].
Roc is the slope of light I-V curve at Voc. It is found that the formation of back
contact barrier leads to high values of Roc and “Rollover”. A high series resistance
can also lead to an increase in Roc.
A Non ohmic back junction can be due to[10]
• loss in acceptor density in the p+ layer and
• Oxide interface layer.
A loss in acceptor density is mainly caused by diffusion of impurities. Here, Cu
with diffusion coefficient of 5E-14 cm2/sec at 100oC and activation energy of 0.66
eV is a prime suspect. The degradation also depends on bias, as the charge state
of vacancies can affect the rate of diffusion of an atom. Also, grain boundaries have
some effect on diffusion, electromigration of charged atoms, and local compensation
effects in degradation[10].
3.1 Effect of Copper Diffusion on device Stability
Even though Cu forms better ohmic contact at the back contact interface, it can
degrade the cell, by diffusing through the CdTe layer to the junction and CdS, as Cu
is the fast diffuser in single crystal CdTe(Diffusion Coefficient D ∼ 3E − 12cm2). Cu
as an interstitial ion [Cu+i ] gives shallow donor state or substitutes Cd atom to form
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a deep acceptor state in single crystal CdTe. In polycrystalline films, the diffusion of
Copper is even more as the surface bonds are weaker and two surfaces are available
at grain boundaries.Electric field may also enhance Cu diffusion. ”Roll over” after
light soaking indicates the decrease in Cu density near the back contact and possible
increase of Cu density near the junction[10]. When cells with and without Cu in in the
carbon back contact was light soaked, only cells with Cu showed some recovery after
rested in dark for 6-12 months. This suggests that Cu can return to the CdTe/back
contact interface under some circumstances[10].Also when the Cu content in the back
contact was increased, Voc and FF degraded faster[10].
One possible mechanism which drives the Cu into junction and CdS may be grain
boundary diffusion and surface reaction to form Cu-S bonds. This process would be
aided by S/Te interdiffusion and also due to the fact that Cu-S bond is stronger than
Cu-Te bond as derived from the heats of formation[10].It is to be noted here that the
interdiffused CdSxTe1−x region adjacent to the CdS acquires a low concentration of
Cu compared to the less Te-rich CdS[10].
While the built in voltage slows the concentration gradient driven Cu diffusion,
forward bias and/or light lowers that barrier for diffusion[11].
3.2 Effect of CdCl2 Treatment on Device Stability
After CdCl2 treatment, Cl moves via grain boundary (GB) diffusion through the
CdTe layer. The accumulation of Cl near the CdS interface is due to the greater GB
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area in the smaller-grain CdS layer compared to the CdTe. This is also due to the
fact that Cl of atomic radius 167 pm is expected to substitute for S(170 pm) in CdS
over Te(207 pm) in CdTe[2].This accumulation improves the initial performance. The
net acceptor concentration near the interface increases by increasing the temperature
of CdCl2 heat treatment[2].
Also structural changes in CdTe thin films occur only when CdCl2 is present due
to recrystallization and subsequent grain growth. Recrystallization is the function of
lattice-strain energy, and initial strain energy increases due to Cl diffusion[12].
It has been shown that during vapor CdCl2 treatment diffusion of CdS into the
absorber layer proceeds faster than the diffusion of CdTe into window layer and is
enhanced by reaction temperature[14].
10
Chapter 4
Solar Cell Characteristics and Characterization Techniques
4.1 Current-Voltage Characteristics
4.1.1 Current-Voltage Characteristics in Dark
Under thermal equlibrium, when the diode is zero biased or reverse biased, no
current flows due to the potential barrier. When it is forward biased, barrier potential
is reduced, holes( or electrons) from the p( or n) region are injected to create excess
minority carrier in (n or p) region.
In low injection, the majority carrier concentration doesnt change significantly.
But minority carriers change several orders of magnitude.The total current in the
junction is the sum of the individual electron and hole currents. Since the electron
and hole currents are continuous functions through the junction, the total pn current
will be sum of minority carrier diffusion currents. Since it is assumed that the electric
field at space charge edges is zero, there is no minority drift current.
So for ideal p-n junction diode,current density equation in dark is,
J = Js[exp
qV
kT
− 1] (4.1)
where
Js = qn
2
i [
1
Na
√
Dn
τn0
+
1
Nd
√
Dp
τp0
] (4.2)
Here Js is called ideal reverse saturation current density.
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But this ideal diode equation neglects any effects occurring within the space charge
region. Since other current components are generated within space charge region, the
actual I-V characteristics deviate from the ideal one.These additional currents are
generated from the recombination processes. Under reverse bias,since number of
electrons or holes are said to be zero in the space charge region as they are swept
away,electrons and holes are generated to reestablish thermal equilibrium.This reverse
bias generation current should be added to get the total reverse saturation current.It
is given by,
J0 = Js + Jr0 (4.3)
Where J0 and Js are total and ideal reverse saturation current densities. Jr0 is
the reverse generation current in the space charge region and is given by,
Jr0 =
qniW
2τO
(4.4)
Where W is the depletion width and τO the average carrier life time.
Under forward bias, some excess carriers are injected into the space charge region.
Recombination current density is then,
Jrec = Jr0 exp[
qV
2kT
] (4.5)
Hence in general, the diode equation becomes
J = J0[exp
qV
AkT
− 1] (4.6)
12
Figure 4.1 Typical dark JV characteristics
where A is the diode factor. For a large forward bias voltage, A≈1 when diffusion
dominates and for a low forward bias voltage,A≈2 when recombination dominates.
There is a transition region where 1 < A < 2.
The typical dark JV characteristics is shown in fig.4.1. The dark JV characteristics
bend over at high current region due to series resistance[21].
4.1.2 Current Voltage Characteristics Under Illumination
The simplest model for a solar cell is a diode in parallel with a voltage independent
current source.For an ideal cell, the I-V curve is just shifted along the current axis
as the device is illuminated. This implies that light and dark characteristics will not
cross.
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But in real devices, there is a cross-over of dark and light J-V characteristics.
Such cross-over relates to change in diode parameters with illumination; the light
may cause a lowering of the junction barrier. Also there is change in dI/dV at small
reverse bias as the light intensity increases.Since conduction is negligible at this bias,
the change in slope must be a result of a voltage dependent current source. The cross
over can be explained by the collection function g(V), the factor that includes the
bias dependance of light generated current. This effect is included to J as,
J = J0(exp(
qV
AkT
)− 1)− g(V )J∆L (4.7)
where g(V) is the collection function and J∆L is the voltage independent light generated
current.
Since both the current transport and junction barrier may be sensitive to light,
the diode factor A often takes on different values as the illumination intensity and
wavelength is varied. Light saturation current JOL is related to dark saturation
current J0 as,
JOL =
g(0)
g(V oc)
J0 (4.8)
JOL is slightly higher than J0 due to collection function. There is also the change in
junction barrier when cells are light soaked[17].
14
Figure 4.2 Cross over in IV curves
4.1.3 Roll Over in IV Curves Due to Back Contact Barrier
The roll over of IV curves occurs because the junction voltage saturates at high
bias.This saturation occurs because of a back contact barrier. The saturation voltages
for roll over under dark and illumination are given by[18],
Vsdark ' nkT
q
ln
Jc
Js
(4.9)
and
Vslight ' Vsdark + nkT
q
ln[1 +
Jc
Js
] (4.10)
respectively.Where Jc is the contact saturation current density and J0 is the total
reverse saturation current density.
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4.1.4 Dynamic Resistance
The derivative dV/dJ is used to understand light and dark JV characteristics more
clearly. Due to the non linearity of the physical phenomenon of the solar cell, the
current voltage characteristics is non ohmic. This behavior is shown in the plot of the
derivative dV/dJ with respect to voltage. The minimum resistance corresponding to a
chosen value of high forward current(say 0.08 A/cm2) can be taken as Rs, though this
quantity doesn’t reflect the real value of seies resistance of the device[20]. However
this quantitity is useful to the extent, can represent the degradation of the device
quantitatively.
The shunt resistance Rsh can be approximated by the slope of the current voltage
characteristics in the low voltage region (say, -1.7V to -1 V).
4.1.5 Fill Factor Loss Due to Back Contact Barrier
The non-ideal FF is given by[18],
FF ≈ FFo(V 1oc)[1−
kT
qVoc
ln[1 +
JL
Jc
]] (4.11)
where,
FFo(V
1
oc) ≈ [1−
lnV 1oc
V 1oc
][1− 1
V 1oc
][
1
1− exp(−V 1oc)
]
and
V 1oc =
q(Voc −∆V )
nkT
.
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Where ∆V is the forward bias at the back contact when light current flows under
reverse bias. When the back contact diode saturation current Jc is larger than or
equal to the light current, the FF loss due to the back contact is only a few percent.
In contrast, considerable FF losses occur, if Jc is considerably smaller than JL.
4.2 Spectral Response
There are a variety of possible optical losses before photons reach a solar cell’s
absorber, and there are additional losses from non radiative recombination or from
photons exciting the absorber. Figure 4.3 is one example of the fraction of photons
of each wavelength that contributed to photocurrent and the fractions that are lost
in each of several ways. The loss includes the reflection from the cell, the absorption
of the glass substrate,the absorption of the SnO2 contact,and the absorption of the
CdS window layer. Some photons are lost due to deep penetration at CdTe region.
4.3 CV Measurement
Information like doping profile, depletion width,acceptor concentration and barrier
height of the junction Φb can be obtained from Capacitance-Voltage (CV) character-
istics. As the CdS film has carrier concentration (approximately 1E+16 to 1E+17
electrons / cm2) several orders of magnitude higher than that of CdTe (approximately
1E+13 to 1E+15 holes/cm2), the depletion layer mainly spreads into the CdTe ab-
sorber layer to separate the photo-generated carriers. Hence only the permittivity of
17
Figure 4.3 Photon Accounting for a CdTe Solar Cell [19]
CdTe layer is used to calculate the depletion layer width(Wd). This width changes
as the external bias V is applied across the contacts of the solar cell. The depletion
layer width(Wd) at particular bias V is calculated using
Wd =
or
C/A
(4.12)
Where o is permittivity of free space(8.854E-14F/cm),r is relative permittivity of
CdTe layer(10.2), C is the capacitance(F) at that bias V and A is the effective contact
area of the device.
The net acceptor concentration is then found from
NA =
2
[qor][d[C2/A2]/dV ]
(4.13)
where q is electic charge,1.6022E-19 Coulombs.
18
The accuracy of predicting real values using equations 4.12 and 4.13 may be
affected due to following reasons:
• The equation 4.13 is valid only for homogeneously doped uncompensated p-
type CdTe. For partially compensated CdTe layer, the value equals NA − ND
as NA > ND.
• The equations completely neglect minority carriers and assume total depletion
of majority carriers in the space charge region[SCR].This is valid only when the
SCR is reverse biased and substrate is uniformly doped.
• Also these equations are based on a single junction model.But CdTe/CdS has
separate capacitance components for the main junction as well as the junc-
tion due to back contact schottky diode.This two diode circuit also affects the
accuracy of values.
Though these sources of errors affect the real device parameter values, a relative
comparison of the device parameter values may be valid in general.
19
Chapter 5
Experimental
5.1 Device Structure
The device used for this study had the superstrate structure (that is light enters
through substrate first, which is 7059 Boro silicate glass) as shown in the fig.5.1.
The deposition procedures are described in detail elsewhere [22]. In brief, the
front contact SnO2 was deposited by the MOCVD [Metal Organic Chemical Vapor
Deposition] technique and was deposited as low − ρ/high − ρ bilayer. The sheet
resistance of SnO2 was below 10Ω/2. Cadmium sulfide of approximately 1000A˚ was
deposited using Chemical bath deposition(CBD) method. The CdTe deposition was
carried out by Closed space sublimation(CSS) method at 550 − 600oC as substrate
temperature. The CdTe/CdS structure was then heat treated in the presence of
CdCl2.
The main objective of this thesis work was to analyze the the effect of CdCl2
heat treatment on device stability. For this, the CdCl2 annealing temperature was
varied from 360 to 400oC. Excess CdCl2 was then removed by etching the samples in
methanol/bromine solution for 8 seconds which results in smooth Te rich surface for
contacting. Cu doped graphite paste or sputtered Cu2Te was applied as back contact
and heat treated at 270oC for 25 minutes in vacuum.
20
Figure 5.1 Device Structure
5.2 Measurement Setup
The measurement setup shown in fig.5.3 consists of a vacuum chamber which can
be evacuated and back filled with ultra high purity N2 gas prior to the beginning of
light soaking. All devices under test were fabricated under identical conditions except
the annealing temperature of the CdCl2 treatment. Eight identical cells for each
annealing temperature were stressed under one sun(AM1.5) illumination intensity(4
at short circuit and 4 at open circuit conditions).
The cells were placed on the copper plate sample bed as shown in fig.5.2.The
samples were placed in such a way that the front contact(glass side) facing the light
and back contact was in contact with a thin foil. The heat is transferred from the
devices to cooling water with the help of high thermal conductivity compound.
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Figure 5.2 Sample Bed
Figure 5.3 Measurement Setup
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The light intensity was calibrated to approximately AM1.5 conditions(±15%).
Samples were under continuous light stress and N2 ambient during the measure-
ment.The samples were kept at dark and light cycle of 4 hours each.The temperature
of the copper plate sample bed was controlled using water circulation.
The light source was made using GE 12V,71 W 25o Beam MR16 lamps. Two sets
of 10 lamps each were used to illuminate the samples in the front and back row of
the sample bed.
The sample leads were connected to the Keithley Source Meter via low resistance
copper electrical wires. The leads were attached to the front and back contacts (which
is silver and indium respectively) using conductive silver epoxy. A brief heat treatment
of 5 minutes was given to the samples at 100oC for good adhesion. The samples were
kept at vacuum desiccator before light soaking to avoid possible degradation caused
by humidity. A clean soda lime glass was used to press the samples to the sample
bed for better heat transfer. The light was diffused uniformly throughout the sample
bed using quartz plates.
The temperature was continuously monitored and controlled using thermocouples
and Euro Therm Controllers which control the water flow. The system was automated
during this work and the details are given in the appendix.
Routine current-voltage(IV) measurements were done when the samples were be-
ing stressed inside the oven. A Keithley 2400 source meter was used for both Voltage
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sweep and current measurement. The voltage sweep was from -2V to +2V with steps
of 0.01V.
It should be mentioned that the following events could have an impact on the JV
results presented in this thesis.
• The lamps failed 6-7 times during light soaking which introduced extended dark
period and in turn could lead to unpredictable recovery in JV parameters of
some cells.
• There was a water leak inside the chamber after 200 light soaked hours, though
the cells did not get wet.
Capacitance-Voltage(CV) and Capacitance-frequency(CF) measurements were done
using HP impedance analyzer 4145A. Spectral analysis for desired bandwidth of wave-
lengths of photons was done using Oriel Cornerstone monochromator (model 74100)
with light source of GE 400W/120V quartz line lamp (model 43707). Silicon reference
was used to adjust the light intensity prior to measurement.
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Chapter 6
Results and Discussions
6.1 Effect of CdCl2 Heat Treatment
The samples were prepared as described in section 5.2. The temperature of CdCl2
heat treatment was varied from 360oC to 400oC. The dependance of the device
parameters on the CdCl2 treatment was given in fig.6.1. The Open circuit voltage
(Voc) was in the range of 800-850 mV for different annealing temperatures. The fill
factor (FF) had a maximum for the cells annealed at 390oC and decreased for both
higher and lower temperatures. The deviation in FF was larger at high temperatures.
The results were in good agreement with that of Okamato et.al[23].
The samples were then light soaked under the conditions specified in section 5.2.
For this experiment, eight cells were selected for each annealing temperature. Four
of them were stressed at Open circuit(OC) and four at short circuit (SC) conditions.
It should be mentioned that the maximum operating temperature during the light
soaking period could be 60oC (±10oC) (refer fig.6.2) depending on the location on
the sample bed.
6.1.1 Effect of Light Soaking on Voc and FF
Figure 6.3 shows the change in Voc and FF for samples annealed at 360oC and
light soaked at OC. The 1st Voc data point was taken at operating temperature, which
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Figure 6.1 Effect of CdCl2 Heat Treatment on Device Parameters
Figure 6.2 Temperature Profile During Stress Period(Temperature(oC) Vs Time(min)).
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is the reason for it being approximately 70-80 mV higher. Excluding this effect, the
Voc was increased initially (up to 10 hours of light soaking) and stayed constant
essentially thereafter for these samples. Near 1000 hours of light soaking, the Voc
appears to decrease. The FF was nearly constant up to 100 hours of light soaking and
decreased thereafter. The measurements at room temperature ( at AM1.5 simulator
after taking the samples out from the stability oven) are also given for comparison.
Figure 6.4 shows the change in Voc and FF for samples annealed at 360oC and
light soaked at SC. There was nearly no difference in the Voc behavior when com-
pared to the OC stress condition. Whereas the FF was nearly unchanged up to 300
hours of light soaking, and decreased thereafter( sample 5-20A-1). Sample 5-20B-1
showed a deviation from this behavior. It can be speculated that the devices were not
identical as assumed, though the reasons are not clear at this time. As the operating
temperature increased during the ON cycle, the Voc measured during the 4th hour
of light soaking was always lower than that of 1st hour.
Figures 6.5 shows the change for samples annealed at 400oC and light soaked at
OC. The change in Voc was essentially the same when compared to 360oC samples.
But the FF was improved and stayed unchanged up to 400 hours of light soaking and
dropped thereafter.
Figure 6.6 shows the change in Voc and FF for samples annealed at 400oC and
light soaked at SC. There was essentially no change in Voc. Whereas the FF was
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Figure 6.3 Degradation Behavior of Devices Heat Treated(HT) at 360oC and Light
Soaked(LS) @O.C
28
Figure 6.4 Degradation Behavior of Devices HT at 360oC and LS @Short Circuit (S.C)
Condition
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decreased initially and stayed essentially constant thereafter up to 1000 hours of light
soaking. It is not clear that what caused data scattering near 1000 hours.
6.1.2 Recombination Current
The increase in current at small voltages (below 0.5 V) for dark JV curves can be
identified as either ”shunting” or increase in recombination currents. From the J-V it
appears that the dark current at low voltages(0.3V) is dominated by shunting. But
in the 0.4-0.75V range, it also appears that the recombination current has increased.
However, this “dark shunting” does not appear to lead to light shunting as the slope
of the light JV is higher.
For samples annealed at 360oC and light soaked @ OC, the major increase in
recombination current and/or shunting occurred initially within 100 hours of light
soaking (refer fig.6.7). Whereas, the SC stress condition limited this increase initially,
though changes after 1000 hours of light soaking were same(refer fig.6.7).The cells
shown were from the same substrate(5-20A-1) for both SC and OC stress conditions.
For samples annealed at 400oC( shown in figures 6.9 and 6.10), the recombination
current and/or ”dark shunting” was increased after 100 hours of light soaking at OC
similar to 360oC case, though changes were less compared to that of the 360oC sam-
ples. In this case also, S.C stress condition provided good control over recombination
current change.
To summarize, the change in the CdCl2 heat treatment or stress condition essen-
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Figure 6.5 Degradation Behavior: HT @ 400oC and LS @O.C
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Figure 6.6 Degradation Behavior: HT @ 400oC and LS @S.C
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Figure 6.7 JV Characteristics. HT at 360oC and LS at OC.(Top and Middle: Dark JV
and Bottom: Light JV.) 33
Figure 6.8 JV Characteristics. HT at 360oC and LS at SC
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Figure 6.9 JV Characteristics. HT at 400oC and LS at OC
35
Figure 6.10 JV Characteristics. HT at 400oC and LS at SC
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tially did not affect the change in Voc during light soaking. Whereas the increase in
the temperature of CdCl2 heat treatment slowed down the drop in FF. Also when
the device was stressed at SC, the drop in FF was delayed when compared to the
samples at OC. The increase in recombination current were rapid if the CdCl2 heat
treatment was at low temperature. Also, the SC stress condition slowed down the
change in the recombination current and/or “dark shunting” compared with OC.
6.1.3 Optimum Temperatures
The change in Voc and FF for samples with annealing temperatures of 380oC
and 390oC during light soaking period was shown in the appendix. Poor contact
for sample 5-13B-1 resulted in loss of data. The degradation rate was minimum
for this optimum annealing temperatures of 380 and 390oC. Only after 750 hours
of light soaking, there was a change in the recombination current/“dark shunting”
region. Still these changes were low compared with the 360oC samples at OC. In
case of short circuit condition, there was no change even after 1000 hours of light
soaking. This implied that the device annealed at optimum temperature gave good
performance during light soaking.
To summarize, the devices annealed at optimum temperature exhibited smaller
increase in their recombination current and/or dark shunting. Also the SC condition
appears to cause smaller changes in all instances.
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Figure 6.11 Dark JV Characteristics.( HT at 380oC and LS at Top: OC and Bottom:
SC.)
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6.1.4 Effect of Micro Defects
Micro defects such as pinholes had a great impact on the performance in the
device shown in table 6.1. The device that was light soaked for 1000 hours had the
low Voc and FF. After breaking this device, the Voc and FF of one part increased
dramatically. This shows that even a very small localized defect in a device can cause
the entire device to be failed.
Table 6.1 Effect of Micro Defects on Results
Device Voc(mV) FF(%)
Device as whole 270 29
First half 810 64
Second half 160 28
6.1.5 Summary
The change in Voc and FF under OC and SC stress conditions are summarized
in fig.6.12 by averaging similar devices under same stress conditions. The change in
the CdCl2 heat treatment or stress condition essentially did not affect the change
in Voc during light soaking. Whereas the increase in the temperature of CdCl2
heat treatment slowed down the drop in FF. Also when the device was stressed at
SC, the drop in FF was delayed when compared to the samples at OC.Also the
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Figure 6.12 Summary of Degradation Behavior
devices annealed at the operating temperatures of 380oC and 390oC gave the better
performance during light soaking. The effect of the stress condition on the device
dark currents decreased, as the CdCl2 annealing temperature was increased. The
degradation can be attributed mainly to the change in recombination currents.
Series resistances were calculated as explained in section 4.1.4. The results are
given in the appendix .
6.2 CuxTe As Back Contact
Even though a detailed study of the effect of the CuxTe back contact on device
stability was not done, some cells were stressed during the initial phase of this work.
The device structure was 7059 glass substrate/SnO2/CBD CdS/CSS CdTe/Cu2Te.
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The CuxTe contact was applied using optimized procedures described elsewhere.
Briefly,CuxTe was sputtered onto CdTe after the surface was etched in Br2/Methanol.
The thickness of the CuxTe was varied. Following CuxTe deposition, Mo was de-
posited to a thickness of 1µm.
The dark and light JV characteristics for samples with Cu2Te of 60A˚ and 70A˚
respectively were shown in fig.6.13. The J-V of of 70A˚ shows that the device has
a back contact barrier, which after light soaking for 1000 hours increases severely
limiting the FF.
The J-V of 60A˚ shows no barrier. After 1000 hours, there was a drop in Voc
without roll over. This conveys that there is a condition for ”right” amount of Cu to
at least limit the degradation of the back contact.
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Figure 6.13 Degradation behavior of samples with Cu2Te as Back contact with Thickness
Left: 70oA and right: 60oA respectively.
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Chapter 7
Conclusion
Light soaking experiment of CdTe/CdS solar under different stress conditions was
conducted up to 1000 hours. The cells are made at different process conditions to
observe the effect of process conditions on device stability.
The change in the CdCl2 heat treatment or stress condition caused approximately
5% change in the Voc regardless of stress or process conditions. Whereas the increase
in the temperature of CdCl2 heat treatment slowed down the drop in FF. Also when
the device was stressed at SC, the drop in FF was delayed when compared to the
samples at OC. When the CdCl2 heat treatment reached optimum temperature of
380−390oC, the degradation was minimum.The degradation can be attributed mainly
to the change in recombination current.
7.1 Recommendations for Future Studies
As the duration of this investigation is too short to make complete analysis of
stability behavior of CdTe/CdS solar cells, the following studies are recommended to
be conducted in future.
• The range of stress conditions can be widened to characterize their effect on
stability of devices produced under various process conditions.
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• Advanced analytical techniques must be used to reveal the course for the in-
creases in the dark currents.
• Since the back contact also contains HgTe, the Effect of Hg on device degrada-
tion can also be analyzed.
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Appendix A
Measurement Automation
Automation of the Stability measurement system fulfills the following needs
• Consistency and accuracy of measured data,
• Reduction in measurement time and hassles involved,
• Easy Configuration of Stress Conditions,
• Massive Data Collection and
• Data logging and monitoring of stress temperature,humidity and stress period.
The hardware part consists of solid state relays which is controlled by PCI digital IO
card via opto couplers.The relay is in NC position when not energized.The required
stress conditions can be configured in this position via terminals provided from NC
and GND(which is connected to n side of diode to be tested) outputs.The possi-
ble configurable stress conditions are open circuit,short circuit,maximum Load and,
forward and reverse bias.When the relay is energized,the device under test(DUT) is
connected to measurement device.Care must be taken while programming relays to
avoid simultaneous activation of more than one relay.The dip switch is provided to
isolate a relay from experiment in case of circuit failure.Totally 48 relays are con-
trolled by a single 48 DIO card which consists of 2-8255 PPI chips. DUT is thus
continuously maintained in the desired stress condition except for the duration in few
seconds during measurement.Keithley 2400 source meter is used to sweep the voltage
from -2V to +2V in steps of 0.02V and measure the current during I-V measurement.
Omega 44-M data logger is used to monitor temperature and humidity.It is con-
nected from the stress oven via RS 232 interface.Software is provided by Omega to
collect the data. It contains internal temperature and humidity sensors and two
external thermistors.Sampling interval can be varied from 0.5 sec.
The software is developed using LabView.The front panel of main vi program
and its block diagram of data flow during dark cycle are shown.Some of the salient
features of the software are
• Day and night cycle are monitored and logged,
• Logic is entirely based on real time test condition,
• The measurements are avoided in case of lamp failure,
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Appendix A(Continued)
Figure A.1 Front Panel of VI Program for Stability Testing
Figure A.2 Snap Shot of Block Diagram
Appendix A(Continued)
Figure A.3 Circuit Configuration of Hardware Setup
• The total light soaked hours are calculated with milli second accuracy,
• Day transition will not cause problems,
• Measurement timings can be custom defined for any number of times needed
• The code is optmised to avoid memory leaks and
• The device parameters are stored in well defined manner for easy retrieval for
data analysis.
The measurement timings must be given in ascending order.Also the interval
should be greater than the single measurement set period of (18+5) minutes to
avoid missing of data points.
Appendix A(Continued)
Figure A.4 Input Panel for Measurement Interval Specification
Appendix B
JV Characteristics
Table B.1 Average Estimates of and Series Resistance after LS @ OC.
HT(oC) after CdCl2
treatment
LS Period Rs,light[Ω−
cm2]
Rs,dark[Ω−
cm2]
360 Initial 3.0275 3.975
LS for 1000 Hrs 3.38 3.535
380 Initial 2.525 6.23
LS for 1000 Hrs 2.99 1.405
400 Initial 1.882 2.81
LS for 1000 Hrs 3.36 3.25
Table B.2 Average Estimates of and Series Resistance after LS @ SC.
HT(oC) after CdCl2
treatment
LS Period Rs,light[Ω−
cm2]
Rs,dark[Ω−
cm2]
360 Initial 2.73 3.85
LS for 1000 Hrs 3.53 3.1
380 Initial 2.39 11.62
LS for 1000 Hrs 4.10 4.95
400 Initial 2.11 2.63
LS for 1000 Hrs 3.74 5.45
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Appendix B(Continued)
Figure B.1 Degradation Behavior: HT @ 380oC and LS @O.C
Appendix B(Continued)
Figure B.2 Degradation Behavior: HT @ 390oC and LS @O.C
Appendix B(Continued)
Figure B.3 Degradation Behavior: HT @ 380oC and LS @S.C
Appendix B(Continued)
Figure B.4 Degradation Behavior: HT @ 390oC and LS @S.C
Appendix B(Continued)
Figure B.5 Cross Over Effect for Samples LS @ OC and HT @ Top : 360oC , Middle :
380oC and Bottom : 400oC
Appendix B(Continued)
Figure B.6 Cross Over Effect for Samples LS @ SC and HT @ Top : 360oC Middle :
380oC and Bottom : 400oC
Appendix B(Continued)
Figure B.7 JV Characteristics. HT at 380oC and LS at OC.(Top and Middle: Dark JV
and Bottom: Light JV.)
Appendix B(Continued)
Figure B.8 JV Characteristics. HT at 380oC and LS at SC
Appendix B(Continued)
Figure B.9 JV Characteristics. HT at 390oC and LS at OC
Appendix B(Continued)
Figure B.10 JV Characteristics. HT at 390oC and LS at SC
